HPM SDK
HPMicro Software Development Kit
hpm_dmamux_src.h
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2021-2024 HPMicro
3  *
4  * SPDX-License-Identifier: BSD-3-Clause
5  *
6  */
7 
8 
9 #ifndef HPM_DMAMUX_SRC_H
10 #define HPM_DMAMUX_SRC_H
11 
12 /* dma mux definitions */
13 #define HPM_DMA_SRC_SPI0_RX (0x0UL) /* SPI0 Receive */
14 #define HPM_DMA_SRC_SPI0_TX (0x1UL) /* SPI0 Transmit */
15 #define HPM_DMA_SRC_SPI1_RX (0x2UL) /* SPI1 Receive */
16 #define HPM_DMA_SRC_SPI1_TX (0x3UL) /* SPI1 Transmit */
17 #define HPM_DMA_SRC_SPI2_RX (0x4UL) /* SPI2 Receive */
18 #define HPM_DMA_SRC_SPI2_TX (0x5UL) /* SPI2 Transmit */
19 #define HPM_DMA_SRC_SPI3_RX (0x6UL) /* SPI3 Receive */
20 #define HPM_DMA_SRC_SPI3_TX (0x7UL) /* SPI3 Transmit */
21 #define HPM_DMA_SRC_UART0_RX (0x8UL) /* UART0 Receive */
22 #define HPM_DMA_SRC_UART0_TX (0x9UL) /* UART0 Transmit */
23 #define HPM_DMA_SRC_UART1_RX (0xAUL) /* UART1 Receive */
24 #define HPM_DMA_SRC_UART1_TX (0xBUL) /* UART1 Transmit */
25 #define HPM_DMA_SRC_UART2_RX (0xCUL) /* UART2 Receive */
26 #define HPM_DMA_SRC_UART2_TX (0xDUL) /* UART2 Transmit */
27 #define HPM_DMA_SRC_UART3_RX (0xEUL) /* UART3 Receive */
28 #define HPM_DMA_SRC_UART3_TX (0xFUL) /* UART3 Transmit */
29 #define HPM_DMA_SRC_UART4_RX (0x10UL) /* UART4 Receive */
30 #define HPM_DMA_SRC_UART4_TX (0x11UL) /* UART4 Transmit */
31 #define HPM_DMA_SRC_UART5_RX (0x12UL) /* UART5 Receive */
32 #define HPM_DMA_SRC_UART5_TX (0x13UL) /* UART5 Transmit */
33 #define HPM_DMA_SRC_UART6_RX (0x14UL) /* UART6 Receive */
34 #define HPM_DMA_SRC_UART6_TX (0x15UL) /* UART6 Transmit */
35 #define HPM_DMA_SRC_UART7_RX (0x16UL) /* UART7 Receive */
36 #define HPM_DMA_SRC_UART7_TX (0x17UL) /* UART7 Transmit */
37 #define HPM_DMA_SRC_UART8_RX (0x18UL) /* UART8 Receive */
38 #define HPM_DMA_SRC_UART8_TX (0x19UL) /* UART8 Transmit */
39 #define HPM_DMA_SRC_UART9_RX (0x1AUL) /* UART9 Receive */
40 #define HPM_DMA_SRC_UART9_TX (0x1BUL) /* UART9 Transmit */
41 #define HPM_DMA_SRC_UART10_RX (0x1CUL) /* UART10 Receive */
42 #define HPM_DMA_SRC_UART10_TX (0x1DUL) /* UART10 Transmit */
43 #define HPM_DMA_SRC_UART11_RX (0x1EUL) /* UART11 Receive */
44 #define HPM_DMA_SRC_UART11_TX (0x1FUL) /* UART11 Transmit */
45 #define HPM_DMA_SRC_UART12_RX (0x20UL) /* UART12 Receive */
46 #define HPM_DMA_SRC_UART12_TX (0x21UL) /* UART12 Transmit */
47 #define HPM_DMA_SRC_UART13_RX (0x22UL) /* UART13 Receive */
48 #define HPM_DMA_SRC_UART13_TX (0x23UL) /* UART13 Transmit */
49 #define HPM_DMA_SRC_UART14_RX (0x24UL) /* UART14 Receive */
50 #define HPM_DMA_SRC_UART14_TX (0x25UL) /* UART14 Transmit */
51 #define HPM_DMA_SRC_UART15_RX (0x26UL) /* UART15 Receive */
52 #define HPM_DMA_SRC_UART15_TX (0x27UL) /* UART15 Transmit */
53 #define HPM_DMA_SRC_I2S0_RX (0x28UL) /* I2S0 Receive */
54 #define HPM_DMA_SRC_I2S0_TX (0x29UL) /* I2S0 Transmit */
55 #define HPM_DMA_SRC_I2S1_RX (0x2AUL) /* I2S1 Receive */
56 #define HPM_DMA_SRC_I2S1_TX (0x2BUL) /* I2S1 Transmit */
57 #define HPM_DMA_SRC_I2S2_RX (0x2CUL) /* I2S2 Receive */
58 #define HPM_DMA_SRC_I2S2_TX (0x2DUL) /* I2S2 Transmit */
59 #define HPM_DMA_SRC_I2S3_RX (0x2EUL) /* I2S3 Receive */
60 #define HPM_DMA_SRC_I2S3_TX (0x2FUL) /* I2S3 Transmit */
61 #define HPM_DMA_SRC_MOT0_0 (0x30UL) /* TRGM0 DMA0(include PWM0, QEI0, HALL0) */
62 #define HPM_DMA_SRC_MOT0_1 (0x31UL) /* TRGM0 DMA1(include PWM0, QEI0, HALL0) */
63 #define HPM_DMA_SRC_MOT0_2 (0x32UL) /* TRGM0 DMA2(include PWM0, QEI0, HALL0) */
64 #define HPM_DMA_SRC_MOT0_3 (0x33UL) /* TRGM0 DMA3(include PWM0, QEI0, HALL0) */
65 #define HPM_DMA_SRC_MOT1_0 (0x34UL) /* TRGM1 DMA0(include PWM1, QEI1, HALL1) */
66 #define HPM_DMA_SRC_MOT1_1 (0x35UL) /* TRGM1 DMA1(include PWM1, QEI1, HALL1) */
67 #define HPM_DMA_SRC_MOT1_2 (0x36UL) /* TRGM1 DMA2(include PWM1, QEI1, HALL1) */
68 #define HPM_DMA_SRC_MOT1_3 (0x37UL) /* TRGM1 DMA3(include PWM1, QEI1, HALL1) */
69 #define HPM_DMA_SRC_MOT2_0 (0x38UL) /* TRGM2 DMA0(include PWM2, QEI2, HALL2) */
70 #define HPM_DMA_SRC_MOT2_1 (0x39UL) /* TRGM2 DMA1(include PWM2, QEI2, HALL2) */
71 #define HPM_DMA_SRC_MOT2_2 (0x3AUL) /* TRGM2 DMA2(include PWM2, QEI2, HALL2) */
72 #define HPM_DMA_SRC_MOT2_3 (0x3BUL) /* TRGM2 DMA3(include PWM2, QEI2, HALL2) */
73 #define HPM_DMA_SRC_MOT3_0 (0x3CUL) /* TRGM3 DMA0(include PWM3, QEI3, HALL3) */
74 #define HPM_DMA_SRC_MOT3_1 (0x3DUL) /* TRGM3 DMA1(include PWM3, QEI3, HALL3) */
75 #define HPM_DMA_SRC_MOT3_2 (0x3EUL) /* TRGM3 DMA2(include PWM3, QEI3, HALL3) */
76 #define HPM_DMA_SRC_MOT3_3 (0x3FUL) /* TRGM3 DMA3(include PWM3, QEI3, HALL3) */
77 #define HPM_DMA_SRC_NTMR0_0 (0x40UL) /* NTMR0 channel0 */
78 #define HPM_DMA_SRC_NTMR0_1 (0x41UL) /* NTMR0 channel1 */
79 #define HPM_DMA_SRC_NTMR0_2 (0x42UL) /* NTMR0 channel2 */
80 #define HPM_DMA_SRC_NTMR0_3 (0x43UL) /* NTMR0 channel3 */
81 #define HPM_DMA_SRC_NTMR1_0 (0x44UL) /* NTMR1 channel0 */
82 #define HPM_DMA_SRC_NTMR1_1 (0x45UL) /* NTMR1 channel1 */
83 #define HPM_DMA_SRC_NTMR1_2 (0x46UL) /* NTMR1 channel2 */
84 #define HPM_DMA_SRC_NTMR1_3 (0x47UL) /* NTMR1 channel3 */
85 #define HPM_DMA_SRC_GPTMR0_0 (0x48UL) /* GPTMR0 channel0 */
86 #define HPM_DMA_SRC_GPTMR0_1 (0x49UL) /* GPTMR0 channel1 */
87 #define HPM_DMA_SRC_GPTMR0_2 (0x4AUL) /* GPTMR0 channel2 */
88 #define HPM_DMA_SRC_GPTMR0_3 (0x4BUL) /* GPTMR0 channel3 */
89 #define HPM_DMA_SRC_GPTMR1_0 (0x4CUL) /* GPTMR1 channel0 */
90 #define HPM_DMA_SRC_GPTMR1_1 (0x4DUL) /* GPTMR1 channel1 */
91 #define HPM_DMA_SRC_GPTMR1_2 (0x4EUL) /* GPTMR1 channel2 */
92 #define HPM_DMA_SRC_GPTMR1_3 (0x4FUL) /* GPTMR1 channel3 */
93 #define HPM_DMA_SRC_GPTMR2_0 (0x50UL) /* GPTMR2 channel0 */
94 #define HPM_DMA_SRC_GPTMR2_1 (0x51UL) /* GPTMR2 channel1 */
95 #define HPM_DMA_SRC_GPTMR2_2 (0x52UL) /* GPTMR2 channel2 */
96 #define HPM_DMA_SRC_GPTMR2_3 (0x53UL) /* GPTMR2 channel3 */
97 #define HPM_DMA_SRC_GPTMR3_0 (0x54UL) /* GPTMR3 channel0 */
98 #define HPM_DMA_SRC_GPTMR3_1 (0x55UL) /* GPTMR3 channel1 */
99 #define HPM_DMA_SRC_GPTMR3_2 (0x56UL) /* GPTMR3 channel2 */
100 #define HPM_DMA_SRC_GPTMR3_3 (0x57UL) /* GPTMR3 channel3 */
101 #define HPM_DMA_SRC_GPTMR4_0 (0x58UL) /* GPTMR4 channel0 */
102 #define HPM_DMA_SRC_GPTMR4_1 (0x59UL) /* GPTMR4 channel1 */
103 #define HPM_DMA_SRC_GPTMR4_2 (0x5AUL) /* GPTMR4 channel2 */
104 #define HPM_DMA_SRC_GPTMR4_3 (0x5BUL) /* GPTMR4 channel3 */
105 #define HPM_DMA_SRC_GPTMR5_0 (0x5CUL) /* GPTMR5 channel0 */
106 #define HPM_DMA_SRC_GPTMR5_1 (0x5DUL) /* GPTMR5 channel1 */
107 #define HPM_DMA_SRC_GPTMR5_2 (0x5EUL) /* GPTMR5 channel2 */
108 #define HPM_DMA_SRC_GPTMR5_3 (0x5FUL) /* GPTMR5 channel3 */
109 #define HPM_DMA_SRC_GPTMR6_0 (0x60UL) /* GPTMR6 channel0 */
110 #define HPM_DMA_SRC_GPTMR6_1 (0x61UL) /* GPTMR6 channel1 */
111 #define HPM_DMA_SRC_GPTMR6_2 (0x62UL) /* GPTMR6 channel2 */
112 #define HPM_DMA_SRC_GPTMR6_3 (0x63UL) /* GPTMR6 channel3 */
113 #define HPM_DMA_SRC_GPTMR7_0 (0x64UL) /* GPTMR7 channel0 */
114 #define HPM_DMA_SRC_GPTMR7_1 (0x65UL) /* GPTMR7 channel1 */
115 #define HPM_DMA_SRC_GPTMR7_2 (0x66UL) /* GPTMR7 channel2 */
116 #define HPM_DMA_SRC_GPTMR7_3 (0x67UL) /* GPTMR7 channel3 */
117 #define HPM_DMA_SRC_I2C0 (0x68UL) /* I2C0 */
118 #define HPM_DMA_SRC_I2C1 (0x69UL) /* I2C1 */
119 #define HPM_DMA_SRC_I2C2 (0x6AUL) /* I2C2 */
120 #define HPM_DMA_SRC_I2C3 (0x6BUL) /* I2C3 */
121 #define HPM_DMA_SRC_XPI0_RX (0x6CUL) /* XPI0 Receive */
122 #define HPM_DMA_SRC_XPI0_TX (0x6DUL) /* XPI0 Transmit */
123 #define HPM_DMA_SRC_XPI1_RX (0x6EUL) /* XPI1 Receive */
124 #define HPM_DMA_SRC_XPI1_TX (0x6FUL) /* XPI1 Transmit */
125 #define HPM_DMA_SRC_ACMP_0 (0x70UL) /* ACMP0 */
126 #define HPM_DMA_SRC_ACMP_1 (0x71UL) /* ACMP1 */
127 #define HPM_DMA_SRC_ACMP_2 (0x72UL) /* ACMP2 */
128 #define HPM_DMA_SRC_ACMP_3 (0x73UL) /* ACMP3 */
129 
130 
131 
132 #endif /* HPM_DMAMUX_SRC_H */