Go to the source code of this file.
Data Structures | |
| struct | CAN_Type |
| #define CAN_ACF_AIDE_GET | ( | x | ) | (((uint32_t)(x) & CAN_ACF_AIDE_MASK) >> CAN_ACF_AIDE_SHIFT) |
| #define CAN_ACF_AIDE_MASK (0x20000000UL) |
| #define CAN_ACF_AIDE_SET | ( | x | ) | (((uint32_t)(x) << CAN_ACF_AIDE_SHIFT) & CAN_ACF_AIDE_MASK) |
| #define CAN_ACF_AIDE_SHIFT (29U) |
| #define CAN_ACF_AIDEE_GET | ( | x | ) | (((uint32_t)(x) & CAN_ACF_AIDEE_MASK) >> CAN_ACF_AIDEE_SHIFT) |
| #define CAN_ACF_AIDEE_MASK (0x40000000UL) |
| #define CAN_ACF_AIDEE_SET | ( | x | ) | (((uint32_t)(x) << CAN_ACF_AIDEE_SHIFT) & CAN_ACF_AIDEE_MASK) |
| #define CAN_ACF_AIDEE_SHIFT (30U) |
| #define CAN_ACF_CODE_MASK_GET | ( | x | ) | (((uint32_t)(x) & CAN_ACF_CODE_MASK_MASK) >> CAN_ACF_CODE_MASK_SHIFT) |
| #define CAN_ACF_CODE_MASK_MASK (0x1FFFFFFFUL) |
| #define CAN_ACF_CODE_MASK_SET | ( | x | ) | (((uint32_t)(x) << CAN_ACF_CODE_MASK_SHIFT) & CAN_ACF_CODE_MASK_MASK) |
| #define CAN_ACF_CODE_MASK_SHIFT (0U) |
| #define CAN_ACF_EN_ACF_EN_GET | ( | x | ) | (((uint16_t)(x) & CAN_ACF_EN_ACF_EN_MASK) >> CAN_ACF_EN_ACF_EN_SHIFT) |
| #define CAN_ACF_EN_ACF_EN_MASK (0xFFFFU) |
| #define CAN_ACF_EN_ACF_EN_SET | ( | x | ) | (((uint16_t)(x) << CAN_ACF_EN_ACF_EN_SHIFT) & CAN_ACF_EN_ACF_EN_MASK) |
| #define CAN_ACF_EN_ACF_EN_SHIFT (0U) |
| #define CAN_ACFCTRL_ACFADR_GET | ( | x | ) | (((uint8_t)(x) & CAN_ACFCTRL_ACFADR_MASK) >> CAN_ACFCTRL_ACFADR_SHIFT) |
| #define CAN_ACFCTRL_ACFADR_MASK (0xFU) |
| #define CAN_ACFCTRL_ACFADR_SET | ( | x | ) | (((uint8_t)(x) << CAN_ACFCTRL_ACFADR_SHIFT) & CAN_ACFCTRL_ACFADR_MASK) |
| #define CAN_ACFCTRL_ACFADR_SHIFT (0U) |
| #define CAN_ACFCTRL_SELMASK_GET | ( | x | ) | (((uint8_t)(x) & CAN_ACFCTRL_SELMASK_MASK) >> CAN_ACFCTRL_SELMASK_SHIFT) |
| #define CAN_ACFCTRL_SELMASK_MASK (0x20U) |
| #define CAN_ACFCTRL_SELMASK_SET | ( | x | ) | (((uint8_t)(x) << CAN_ACFCTRL_SELMASK_SHIFT) & CAN_ACFCTRL_SELMASK_MASK) |
| #define CAN_ACFCTRL_SELMASK_SHIFT (5U) |
| #define CAN_CMD_STA_CMD_CTRL_BUSOFF_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK) >> CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK (0x1U) |
| #define CAN_CMD_STA_CMD_CTRL_BUSOFF_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT) & CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT (0U) |
| #define CAN_CMD_STA_CMD_CTRL_FD_ISO_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK) >> CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK (0x800000UL) |
| #define CAN_CMD_STA_CMD_CTRL_FD_ISO_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT) & CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT (23U) |
| #define CAN_CMD_STA_CMD_CTRL_LBME_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_LBME_MASK) >> CAN_CMD_STA_CMD_CTRL_LBME_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_LBME_MASK (0x40U) |
| #define CAN_CMD_STA_CMD_CTRL_LBME_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_LBME_SHIFT) & CAN_CMD_STA_CMD_CTRL_LBME_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_LBME_SHIFT (6U) |
| #define CAN_CMD_STA_CMD_CTRL_LBMI_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_LBMI_MASK) >> CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_LBMI_MASK (0x20U) |
| #define CAN_CMD_STA_CMD_CTRL_LBMI_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT) & CAN_CMD_STA_CMD_CTRL_LBMI_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT (5U) |
| #define CAN_CMD_STA_CMD_CTRL_LOM_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_LOM_MASK) >> CAN_CMD_STA_CMD_CTRL_LOM_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_LOM_MASK (0x4000U) |
| #define CAN_CMD_STA_CMD_CTRL_LOM_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_LOM_SHIFT) & CAN_CMD_STA_CMD_CTRL_LOM_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_LOM_SHIFT (14U) |
| #define CAN_CMD_STA_CMD_CTRL_RACTIVE_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_RACTIVE_MASK) >> CAN_CMD_STA_CMD_CTRL_RACTIVE_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_RACTIVE_MASK (0x4U) |
| #define CAN_CMD_STA_CMD_CTRL_RACTIVE_SHIFT (2U) |
| #define CAN_CMD_STA_CMD_CTRL_RBALL_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_RBALL_MASK) >> CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_RBALL_MASK (0x8000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_RBALL_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT) & CAN_CMD_STA_CMD_CTRL_RBALL_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT (27U) |
| #define CAN_CMD_STA_CMD_CTRL_RESET_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_RESET_MASK) >> CAN_CMD_STA_CMD_CTRL_RESET_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_RESET_MASK (0x80U) |
| #define CAN_CMD_STA_CMD_CTRL_RESET_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_RESET_SHIFT) & CAN_CMD_STA_CMD_CTRL_RESET_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_RESET_SHIFT (7U) |
| #define CAN_CMD_STA_CMD_CTRL_ROM_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_ROM_MASK) >> CAN_CMD_STA_CMD_CTRL_ROM_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_ROM_MASK (0x40000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_ROM_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_ROM_SHIFT) & CAN_CMD_STA_CMD_CTRL_ROM_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_ROM_SHIFT (30U) |
| #define CAN_CMD_STA_CMD_CTRL_ROV_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_ROV_MASK) >> CAN_CMD_STA_CMD_CTRL_ROV_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_ROV_MASK (0x20000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_ROV_SHIFT (29U) |
| #define CAN_CMD_STA_CMD_CTRL_RREL_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_RREL_MASK) >> CAN_CMD_STA_CMD_CTRL_RREL_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_RREL_MASK (0x10000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_RREL_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_RREL_SHIFT) & CAN_CMD_STA_CMD_CTRL_RREL_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_RREL_SHIFT (28U) |
| #define CAN_CMD_STA_CMD_CTRL_RSTAT_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_RSTAT_MASK) >> CAN_CMD_STA_CMD_CTRL_RSTAT_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_RSTAT_MASK (0x3000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_RSTAT_SHIFT (24U) |
| #define CAN_CMD_STA_CMD_CTRL_SACK_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_SACK_MASK) >> CAN_CMD_STA_CMD_CTRL_SACK_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_SACK_MASK (0x80000000UL) |
| #define CAN_CMD_STA_CMD_CTRL_SACK_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_SACK_SHIFT) & CAN_CMD_STA_CMD_CTRL_SACK_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_SACK_SHIFT (31U) |
| #define CAN_CMD_STA_CMD_CTRL_STBY_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_STBY_MASK) >> CAN_CMD_STA_CMD_CTRL_STBY_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_STBY_MASK (0x2000U) |
| #define CAN_CMD_STA_CMD_CTRL_STBY_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_STBY_SHIFT) & CAN_CMD_STA_CMD_CTRL_STBY_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_STBY_SHIFT (13U) |
| #define CAN_CMD_STA_CMD_CTRL_TACTIVE_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TACTIVE_MASK) >> CAN_CMD_STA_CMD_CTRL_TACTIVE_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TACTIVE_MASK (0x2U) |
| #define CAN_CMD_STA_CMD_CTRL_TACTIVE_SHIFT (1U) |
| #define CAN_CMD_STA_CMD_CTRL_TBSEL_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TBSEL_MASK) >> CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TBSEL_MASK (0x8000U) |
| #define CAN_CMD_STA_CMD_CTRL_TBSEL_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT) & CAN_CMD_STA_CMD_CTRL_TBSEL_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT (15U) |
| #define CAN_CMD_STA_CMD_CTRL_TPA_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TPA_MASK) >> CAN_CMD_STA_CMD_CTRL_TPA_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TPA_MASK (0x800U) |
| #define CAN_CMD_STA_CMD_CTRL_TPA_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TPA_SHIFT) & CAN_CMD_STA_CMD_CTRL_TPA_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TPA_SHIFT (11U) |
| #define CAN_CMD_STA_CMD_CTRL_TPE_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TPE_MASK) >> CAN_CMD_STA_CMD_CTRL_TPE_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TPE_MASK (0x1000U) |
| #define CAN_CMD_STA_CMD_CTRL_TPE_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TPE_SHIFT) & CAN_CMD_STA_CMD_CTRL_TPE_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TPE_SHIFT (12U) |
| #define CAN_CMD_STA_CMD_CTRL_TPSS_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TPSS_MASK) >> CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TPSS_MASK (0x10U) |
| #define CAN_CMD_STA_CMD_CTRL_TPSS_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT) & CAN_CMD_STA_CMD_CTRL_TPSS_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT (4U) |
| #define CAN_CMD_STA_CMD_CTRL_TSA_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSA_MASK) >> CAN_CMD_STA_CMD_CTRL_TSA_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSA_MASK (0x100U) |
| #define CAN_CMD_STA_CMD_CTRL_TSA_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSA_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSA_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSA_SHIFT (8U) |
| #define CAN_CMD_STA_CMD_CTRL_TSALL_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSALL_MASK) >> CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSALL_MASK (0x200U) |
| #define CAN_CMD_STA_CMD_CTRL_TSALL_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSALL_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT (9U) |
| #define CAN_CMD_STA_CMD_CTRL_TSMODE_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSMODE_MASK) >> CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSMODE_MASK (0x200000UL) |
| #define CAN_CMD_STA_CMD_CTRL_TSMODE_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSMODE_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT (21U) |
| #define CAN_CMD_STA_CMD_CTRL_TSNEXT_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK) >> CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK (0x400000UL) |
| #define CAN_CMD_STA_CMD_CTRL_TSNEXT_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT (22U) |
| #define CAN_CMD_STA_CMD_CTRL_TSONE_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSONE_MASK) >> CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSONE_MASK (0x400U) |
| #define CAN_CMD_STA_CMD_CTRL_TSONE_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSONE_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT (10U) |
| #define CAN_CMD_STA_CMD_CTRL_TSSS_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSSS_MASK) >> CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSSS_MASK (0x8U) |
| #define CAN_CMD_STA_CMD_CTRL_TSSS_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT) & CAN_CMD_STA_CMD_CTRL_TSSS_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT (3U) |
| #define CAN_CMD_STA_CMD_CTRL_TSSTAT_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TSSTAT_MASK) >> CAN_CMD_STA_CMD_CTRL_TSSTAT_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TSSTAT_MASK (0x30000UL) |
| #define CAN_CMD_STA_CMD_CTRL_TSSTAT_SHIFT (16U) |
| #define CAN_CMD_STA_CMD_CTRL_TTTBM_GET | ( | x | ) | (((uint32_t)(x) & CAN_CMD_STA_CMD_CTRL_TTTBM_MASK) >> CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT) |
| #define CAN_CMD_STA_CMD_CTRL_TTTBM_MASK (0x100000UL) |
| #define CAN_CMD_STA_CMD_CTRL_TTTBM_SET | ( | x | ) | (((uint32_t)(x) << CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT) & CAN_CMD_STA_CMD_CTRL_TTTBM_MASK) |
| #define CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT (20U) |
| #define CAN_EALCAP_ALC_GET | ( | x | ) | (((uint8_t)(x) & CAN_EALCAP_ALC_MASK) >> CAN_EALCAP_ALC_SHIFT) |
| #define CAN_EALCAP_ALC_MASK (0x1FU) |
| #define CAN_EALCAP_ALC_SHIFT (0U) |
| #define CAN_EALCAP_KOER_GET | ( | x | ) | (((uint8_t)(x) & CAN_EALCAP_KOER_MASK) >> CAN_EALCAP_KOER_SHIFT) |
| #define CAN_EALCAP_KOER_MASK (0xE0U) |
| #define CAN_EALCAP_KOER_SHIFT (5U) |
| #define CAN_ERRINT_ALIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_ALIE_MASK) >> CAN_ERRINT_ALIE_SHIFT) |
| #define CAN_ERRINT_ALIE_MASK (0x8U) |
| #define CAN_ERRINT_ALIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_ALIE_SHIFT) & CAN_ERRINT_ALIE_MASK) |
| #define CAN_ERRINT_ALIE_SHIFT (3U) |
| #define CAN_ERRINT_ALIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_ALIF_MASK) >> CAN_ERRINT_ALIF_SHIFT) |
| #define CAN_ERRINT_ALIF_MASK (0x4U) |
| #define CAN_ERRINT_ALIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_ALIF_SHIFT) & CAN_ERRINT_ALIF_MASK) |
| #define CAN_ERRINT_ALIF_SHIFT (2U) |
| #define CAN_ERRINT_BEIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_BEIE_MASK) >> CAN_ERRINT_BEIE_SHIFT) |
| #define CAN_ERRINT_BEIE_MASK (0x2U) |
| #define CAN_ERRINT_BEIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_BEIE_SHIFT) & CAN_ERRINT_BEIE_MASK) |
| #define CAN_ERRINT_BEIE_SHIFT (1U) |
| #define CAN_ERRINT_BEIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_BEIF_MASK) >> CAN_ERRINT_BEIF_SHIFT) |
| #define CAN_ERRINT_BEIF_MASK (0x1U) |
| #define CAN_ERRINT_BEIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_BEIF_SHIFT) & CAN_ERRINT_BEIF_MASK) |
| #define CAN_ERRINT_BEIF_SHIFT (0U) |
| #define CAN_ERRINT_EPASS_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_EPASS_MASK) >> CAN_ERRINT_EPASS_SHIFT) |
| #define CAN_ERRINT_EPASS_MASK (0x40U) |
| #define CAN_ERRINT_EPASS_SHIFT (6U) |
| #define CAN_ERRINT_EPIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_EPIE_MASK) >> CAN_ERRINT_EPIE_SHIFT) |
| #define CAN_ERRINT_EPIE_MASK (0x20U) |
| #define CAN_ERRINT_EPIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_EPIE_SHIFT) & CAN_ERRINT_EPIE_MASK) |
| #define CAN_ERRINT_EPIE_SHIFT (5U) |
| #define CAN_ERRINT_EPIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_EPIF_MASK) >> CAN_ERRINT_EPIF_SHIFT) |
| #define CAN_ERRINT_EPIF_MASK (0x10U) |
| #define CAN_ERRINT_EPIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_ERRINT_EPIF_SHIFT) & CAN_ERRINT_EPIF_MASK) |
| #define CAN_ERRINT_EPIF_SHIFT (4U) |
| #define CAN_ERRINT_EWARN_GET | ( | x | ) | (((uint8_t)(x) & CAN_ERRINT_EWARN_MASK) >> CAN_ERRINT_EWARN_SHIFT) |
| #define CAN_ERRINT_EWARN_MASK (0x80U) |
| #define CAN_ERRINT_EWARN_SHIFT (7U) |
| #define CAN_F_PRESC_F_PRESC_GET | ( | x | ) | (((uint32_t)(x) & CAN_F_PRESC_F_PRESC_MASK) >> CAN_F_PRESC_F_PRESC_SHIFT) |
| #define CAN_F_PRESC_F_PRESC_MASK (0xFF000000UL) |
| #define CAN_F_PRESC_F_PRESC_SET | ( | x | ) | (((uint32_t)(x) << CAN_F_PRESC_F_PRESC_SHIFT) & CAN_F_PRESC_F_PRESC_MASK) |
| #define CAN_F_PRESC_F_PRESC_SHIFT (24U) |
| #define CAN_F_PRESC_F_SEG_1_GET | ( | x | ) | (((uint32_t)(x) & CAN_F_PRESC_F_SEG_1_MASK) >> CAN_F_PRESC_F_SEG_1_SHIFT) |
| #define CAN_F_PRESC_F_SEG_1_MASK (0xFU) |
| #define CAN_F_PRESC_F_SEG_1_SET | ( | x | ) | (((uint32_t)(x) << CAN_F_PRESC_F_SEG_1_SHIFT) & CAN_F_PRESC_F_SEG_1_MASK) |
| #define CAN_F_PRESC_F_SEG_1_SHIFT (0U) |
| #define CAN_F_PRESC_F_SEG_2_GET | ( | x | ) | (((uint32_t)(x) & CAN_F_PRESC_F_SEG_2_MASK) >> CAN_F_PRESC_F_SEG_2_SHIFT) |
| #define CAN_F_PRESC_F_SEG_2_MASK (0xF00U) |
| #define CAN_F_PRESC_F_SEG_2_SET | ( | x | ) | (((uint32_t)(x) << CAN_F_PRESC_F_SEG_2_SHIFT) & CAN_F_PRESC_F_SEG_2_MASK) |
| #define CAN_F_PRESC_F_SEG_2_SHIFT (8U) |
| #define CAN_F_PRESC_F_SJW_GET | ( | x | ) | (((uint32_t)(x) & CAN_F_PRESC_F_SJW_MASK) >> CAN_F_PRESC_F_SJW_SHIFT) |
| #define CAN_F_PRESC_F_SJW_MASK (0xF0000UL) |
| #define CAN_F_PRESC_F_SJW_SET | ( | x | ) | (((uint32_t)(x) << CAN_F_PRESC_F_SJW_SHIFT) & CAN_F_PRESC_F_SJW_MASK) |
| #define CAN_F_PRESC_F_SJW_SHIFT (16U) |
| #define CAN_LIMIT_AFWL_GET | ( | x | ) | (((uint8_t)(x) & CAN_LIMIT_AFWL_MASK) >> CAN_LIMIT_AFWL_SHIFT) |
| #define CAN_LIMIT_AFWL_MASK (0xF0U) |
| #define CAN_LIMIT_AFWL_SET | ( | x | ) | (((uint8_t)(x) << CAN_LIMIT_AFWL_SHIFT) & CAN_LIMIT_AFWL_MASK) |
| #define CAN_LIMIT_AFWL_SHIFT (4U) |
| #define CAN_LIMIT_EWL_GET | ( | x | ) | (((uint8_t)(x) & CAN_LIMIT_EWL_MASK) >> CAN_LIMIT_EWL_SHIFT) |
| #define CAN_LIMIT_EWL_MASK (0xFU) |
| #define CAN_LIMIT_EWL_SET | ( | x | ) | (((uint8_t)(x) << CAN_LIMIT_EWL_SHIFT) & CAN_LIMIT_EWL_MASK) |
| #define CAN_LIMIT_EWL_SHIFT (0U) |
| #define CAN_RBUF_BUF0 (0UL) |
| #define CAN_RBUF_BUF1 (1UL) |
| #define CAN_RBUF_BUF10 (10UL) |
| #define CAN_RBUF_BUF11 (11UL) |
| #define CAN_RBUF_BUF12 (12UL) |
| #define CAN_RBUF_BUF13 (13UL) |
| #define CAN_RBUF_BUF14 (14UL) |
| #define CAN_RBUF_BUF15 (15UL) |
| #define CAN_RBUF_BUF16 (16UL) |
| #define CAN_RBUF_BUF17 (17UL) |
| #define CAN_RBUF_BUF18 (18UL) |
| #define CAN_RBUF_BUF19 (19UL) |
| #define CAN_RBUF_BUF2 (2UL) |
| #define CAN_RBUF_BUF3 (3UL) |
| #define CAN_RBUF_BUF4 (4UL) |
| #define CAN_RBUF_BUF5 (5UL) |
| #define CAN_RBUF_BUF6 (6UL) |
| #define CAN_RBUF_BUF7 (7UL) |
| #define CAN_RBUF_BUF8 (8UL) |
| #define CAN_RBUF_BUF9 (9UL) |
| #define CAN_RBUF_RBUF_GET | ( | x | ) | (((uint32_t)(x) & CAN_RBUF_RBUF_MASK) >> CAN_RBUF_RBUF_SHIFT) |
| #define CAN_RBUF_RBUF_MASK (0xFFFFFFFFUL) |
| #define CAN_RBUF_RBUF_SET | ( | x | ) | (((uint32_t)(x) << CAN_RBUF_RBUF_SHIFT) & CAN_RBUF_RBUF_MASK) |
| #define CAN_RBUF_RBUF_SHIFT (0U) |
| #define CAN_RECNT_RECNT_GET | ( | x | ) | (((uint8_t)(x) & CAN_RECNT_RECNT_MASK) >> CAN_RECNT_RECNT_SHIFT) |
| #define CAN_RECNT_RECNT_MASK (0xFFU) |
| #define CAN_RECNT_RECNT_SHIFT (0U) |
| #define CAN_REF_MSG_REF_IDE_GET | ( | x | ) | (((uint32_t)(x) & CAN_REF_MSG_REF_IDE_MASK) >> CAN_REF_MSG_REF_IDE_SHIFT) |
| #define CAN_REF_MSG_REF_IDE_MASK (0x80000000UL) |
| #define CAN_REF_MSG_REF_IDE_SET | ( | x | ) | (((uint32_t)(x) << CAN_REF_MSG_REF_IDE_SHIFT) & CAN_REF_MSG_REF_IDE_MASK) |
| #define CAN_REF_MSG_REF_IDE_SHIFT (31U) |
| #define CAN_REF_MSG_REF_MSG_GET | ( | x | ) | (((uint32_t)(x) & CAN_REF_MSG_REF_MSG_MASK) >> CAN_REF_MSG_REF_MSG_SHIFT) |
| #define CAN_REF_MSG_REF_MSG_MASK (0x1FFFFFFFUL) |
| #define CAN_REF_MSG_REF_MSG_SET | ( | x | ) | (((uint32_t)(x) << CAN_REF_MSG_REF_MSG_SHIFT) & CAN_REF_MSG_REF_MSG_MASK) |
| #define CAN_REF_MSG_REF_MSG_SHIFT (0U) |
| #define CAN_RTIE_EIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_EIE_MASK) >> CAN_RTIE_EIE_SHIFT) |
| #define CAN_RTIE_EIE_MASK (0x2U) |
| #define CAN_RTIE_EIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_EIE_SHIFT) & CAN_RTIE_EIE_MASK) |
| #define CAN_RTIE_EIE_SHIFT (1U) |
| #define CAN_RTIE_RAFIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_RAFIE_MASK) >> CAN_RTIE_RAFIE_SHIFT) |
| #define CAN_RTIE_RAFIE_MASK (0x10U) |
| #define CAN_RTIE_RAFIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_RAFIE_SHIFT) & CAN_RTIE_RAFIE_MASK) |
| #define CAN_RTIE_RAFIE_SHIFT (4U) |
| #define CAN_RTIE_RFIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_RFIE_MASK) >> CAN_RTIE_RFIE_SHIFT) |
| #define CAN_RTIE_RFIE_MASK (0x20U) |
| #define CAN_RTIE_RFIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_RFIE_SHIFT) & CAN_RTIE_RFIE_MASK) |
| #define CAN_RTIE_RFIE_SHIFT (5U) |
| #define CAN_RTIE_RIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_RIE_MASK) >> CAN_RTIE_RIE_SHIFT) |
| #define CAN_RTIE_RIE_MASK (0x80U) |
| #define CAN_RTIE_RIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_RIE_SHIFT) & CAN_RTIE_RIE_MASK) |
| #define CAN_RTIE_RIE_SHIFT (7U) |
| #define CAN_RTIE_ROIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_ROIE_MASK) >> CAN_RTIE_ROIE_SHIFT) |
| #define CAN_RTIE_ROIE_MASK (0x40U) |
| #define CAN_RTIE_ROIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_ROIE_SHIFT) & CAN_RTIE_ROIE_MASK) |
| #define CAN_RTIE_ROIE_SHIFT (6U) |
| #define CAN_RTIE_TPIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_TPIE_MASK) >> CAN_RTIE_TPIE_SHIFT) |
| #define CAN_RTIE_TPIE_MASK (0x8U) |
| #define CAN_RTIE_TPIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_TPIE_SHIFT) & CAN_RTIE_TPIE_MASK) |
| #define CAN_RTIE_TPIE_SHIFT (3U) |
| #define CAN_RTIE_TSFF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_TSFF_MASK) >> CAN_RTIE_TSFF_SHIFT) |
| #define CAN_RTIE_TSFF_MASK (0x1U) |
| #define CAN_RTIE_TSFF_SHIFT (0U) |
| #define CAN_RTIE_TSIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIE_TSIE_MASK) >> CAN_RTIE_TSIE_SHIFT) |
| #define CAN_RTIE_TSIE_MASK (0x4U) |
| #define CAN_RTIE_TSIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIE_TSIE_SHIFT) & CAN_RTIE_TSIE_MASK) |
| #define CAN_RTIE_TSIE_SHIFT (2U) |
| #define CAN_RTIF_AIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_AIF_MASK) >> CAN_RTIF_AIF_SHIFT) |
| #define CAN_RTIF_AIF_MASK (0x1U) |
| #define CAN_RTIF_AIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_AIF_SHIFT) & CAN_RTIF_AIF_MASK) |
| #define CAN_RTIF_AIF_SHIFT (0U) |
| #define CAN_RTIF_EIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_EIF_MASK) >> CAN_RTIF_EIF_SHIFT) |
| #define CAN_RTIF_EIF_MASK (0x2U) |
| #define CAN_RTIF_EIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_EIF_SHIFT) & CAN_RTIF_EIF_MASK) |
| #define CAN_RTIF_EIF_SHIFT (1U) |
| #define CAN_RTIF_RAFIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_RAFIF_MASK) >> CAN_RTIF_RAFIF_SHIFT) |
| #define CAN_RTIF_RAFIF_MASK (0x10U) |
| #define CAN_RTIF_RAFIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_RAFIF_SHIFT) & CAN_RTIF_RAFIF_MASK) |
| #define CAN_RTIF_RAFIF_SHIFT (4U) |
| #define CAN_RTIF_RFIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_RFIF_MASK) >> CAN_RTIF_RFIF_SHIFT) |
| #define CAN_RTIF_RFIF_MASK (0x20U) |
| #define CAN_RTIF_RFIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_RFIF_SHIFT) & CAN_RTIF_RFIF_MASK) |
| #define CAN_RTIF_RFIF_SHIFT (5U) |
| #define CAN_RTIF_RIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_RIF_MASK) >> CAN_RTIF_RIF_SHIFT) |
| #define CAN_RTIF_RIF_MASK (0x80U) |
| #define CAN_RTIF_RIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_RIF_SHIFT) & CAN_RTIF_RIF_MASK) |
| #define CAN_RTIF_RIF_SHIFT (7U) |
| #define CAN_RTIF_ROIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_ROIF_MASK) >> CAN_RTIF_ROIF_SHIFT) |
| #define CAN_RTIF_ROIF_MASK (0x40U) |
| #define CAN_RTIF_ROIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_ROIF_SHIFT) & CAN_RTIF_ROIF_MASK) |
| #define CAN_RTIF_ROIF_SHIFT (6U) |
| #define CAN_RTIF_TPIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_TPIF_MASK) >> CAN_RTIF_TPIF_SHIFT) |
| #define CAN_RTIF_TPIF_MASK (0x8U) |
| #define CAN_RTIF_TPIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_TPIF_SHIFT) & CAN_RTIF_TPIF_MASK) |
| #define CAN_RTIF_TPIF_SHIFT (3U) |
| #define CAN_RTIF_TSIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_RTIF_TSIF_MASK) >> CAN_RTIF_TSIF_SHIFT) |
| #define CAN_RTIF_TSIF_MASK (0x4U) |
| #define CAN_RTIF_TSIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_RTIF_TSIF_SHIFT) & CAN_RTIF_TSIF_MASK) |
| #define CAN_RTIF_TSIF_SHIFT (2U) |
| #define CAN_S_PRESC_S_PRESC_GET | ( | x | ) | (((uint32_t)(x) & CAN_S_PRESC_S_PRESC_MASK) >> CAN_S_PRESC_S_PRESC_SHIFT) |
| #define CAN_S_PRESC_S_PRESC_MASK (0xFF000000UL) |
| #define CAN_S_PRESC_S_PRESC_SET | ( | x | ) | (((uint32_t)(x) << CAN_S_PRESC_S_PRESC_SHIFT) & CAN_S_PRESC_S_PRESC_MASK) |
| #define CAN_S_PRESC_S_PRESC_SHIFT (24U) |
| #define CAN_S_PRESC_S_SEG_1_GET | ( | x | ) | (((uint32_t)(x) & CAN_S_PRESC_S_SEG_1_MASK) >> CAN_S_PRESC_S_SEG_1_SHIFT) |
| #define CAN_S_PRESC_S_SEG_1_MASK (0xFFU) |
| #define CAN_S_PRESC_S_SEG_1_SET | ( | x | ) | (((uint32_t)(x) << CAN_S_PRESC_S_SEG_1_SHIFT) & CAN_S_PRESC_S_SEG_1_MASK) |
| #define CAN_S_PRESC_S_SEG_1_SHIFT (0U) |
| #define CAN_S_PRESC_S_SEG_2_GET | ( | x | ) | (((uint32_t)(x) & CAN_S_PRESC_S_SEG_2_MASK) >> CAN_S_PRESC_S_SEG_2_SHIFT) |
| #define CAN_S_PRESC_S_SEG_2_MASK (0x7F00U) |
| #define CAN_S_PRESC_S_SEG_2_SET | ( | x | ) | (((uint32_t)(x) << CAN_S_PRESC_S_SEG_2_SHIFT) & CAN_S_PRESC_S_SEG_2_MASK) |
| #define CAN_S_PRESC_S_SEG_2_SHIFT (8U) |
| #define CAN_S_PRESC_S_SJW_GET | ( | x | ) | (((uint32_t)(x) & CAN_S_PRESC_S_SJW_MASK) >> CAN_S_PRESC_S_SJW_SHIFT) |
| #define CAN_S_PRESC_S_SJW_MASK (0x7F0000UL) |
| #define CAN_S_PRESC_S_SJW_SET | ( | x | ) | (((uint32_t)(x) << CAN_S_PRESC_S_SJW_SHIFT) & CAN_S_PRESC_S_SJW_MASK) |
| #define CAN_S_PRESC_S_SJW_SHIFT (16U) |
| #define CAN_TBSLOT_TBE_GET | ( | x | ) | (((uint8_t)(x) & CAN_TBSLOT_TBE_MASK) >> CAN_TBSLOT_TBE_SHIFT) |
| #define CAN_TBSLOT_TBE_MASK (0x80U) |
| #define CAN_TBSLOT_TBE_SET | ( | x | ) | (((uint8_t)(x) << CAN_TBSLOT_TBE_SHIFT) & CAN_TBSLOT_TBE_MASK) |
| #define CAN_TBSLOT_TBE_SHIFT (7U) |
| #define CAN_TBSLOT_TBF_GET | ( | x | ) | (((uint8_t)(x) & CAN_TBSLOT_TBF_MASK) >> CAN_TBSLOT_TBF_SHIFT) |
| #define CAN_TBSLOT_TBF_MASK (0x40U) |
| #define CAN_TBSLOT_TBF_SET | ( | x | ) | (((uint8_t)(x) << CAN_TBSLOT_TBF_SHIFT) & CAN_TBSLOT_TBF_MASK) |
| #define CAN_TBSLOT_TBF_SHIFT (6U) |
| #define CAN_TBSLOT_TBPTR_GET | ( | x | ) | (((uint8_t)(x) & CAN_TBSLOT_TBPTR_MASK) >> CAN_TBSLOT_TBPTR_SHIFT) |
| #define CAN_TBSLOT_TBPTR_MASK (0x3FU) |
| #define CAN_TBSLOT_TBPTR_SET | ( | x | ) | (((uint8_t)(x) << CAN_TBSLOT_TBPTR_SHIFT) & CAN_TBSLOT_TBPTR_MASK) |
| #define CAN_TBSLOT_TBPTR_SHIFT (0U) |
| #define CAN_TBUF_BUF0 (0UL) |
| #define CAN_TBUF_BUF1 (1UL) |
| #define CAN_TBUF_BUF10 (10UL) |
| #define CAN_TBUF_BUF11 (11UL) |
| #define CAN_TBUF_BUF12 (12UL) |
| #define CAN_TBUF_BUF13 (13UL) |
| #define CAN_TBUF_BUF14 (14UL) |
| #define CAN_TBUF_BUF15 (15UL) |
| #define CAN_TBUF_BUF16 (16UL) |
| #define CAN_TBUF_BUF17 (17UL) |
| #define CAN_TBUF_BUF2 (2UL) |
| #define CAN_TBUF_BUF3 (3UL) |
| #define CAN_TBUF_BUF4 (4UL) |
| #define CAN_TBUF_BUF5 (5UL) |
| #define CAN_TBUF_BUF6 (6UL) |
| #define CAN_TBUF_BUF7 (7UL) |
| #define CAN_TBUF_BUF8 (8UL) |
| #define CAN_TBUF_BUF9 (9UL) |
| #define CAN_TBUF_TBUF_GET | ( | x | ) | (((uint32_t)(x) & CAN_TBUF_TBUF_MASK) >> CAN_TBUF_TBUF_SHIFT) |
| #define CAN_TBUF_TBUF_MASK (0xFFFFFFFFUL) |
| #define CAN_TBUF_TBUF_SET | ( | x | ) | (((uint32_t)(x) << CAN_TBUF_TBUF_SHIFT) & CAN_TBUF_TBUF_MASK) |
| #define CAN_TBUF_TBUF_SHIFT (0U) |
| #define CAN_TDC_SSPOFF_GET | ( | x | ) | (((uint8_t)(x) & CAN_TDC_SSPOFF_MASK) >> CAN_TDC_SSPOFF_SHIFT) |
| #define CAN_TDC_SSPOFF_MASK (0x7FU) |
| #define CAN_TDC_SSPOFF_SET | ( | x | ) | (((uint8_t)(x) << CAN_TDC_SSPOFF_SHIFT) & CAN_TDC_SSPOFF_MASK) |
| #define CAN_TDC_SSPOFF_SHIFT (0U) |
| #define CAN_TDC_TDCEN_GET | ( | x | ) | (((uint8_t)(x) & CAN_TDC_TDCEN_MASK) >> CAN_TDC_TDCEN_SHIFT) |
| #define CAN_TDC_TDCEN_MASK (0x80U) |
| #define CAN_TDC_TDCEN_SET | ( | x | ) | (((uint8_t)(x) << CAN_TDC_TDCEN_SHIFT) & CAN_TDC_TDCEN_MASK) |
| #define CAN_TDC_TDCEN_SHIFT (7U) |
| #define CAN_TECNT_TECNT_GET | ( | x | ) | (((uint8_t)(x) & CAN_TECNT_TECNT_MASK) >> CAN_TECNT_TECNT_SHIFT) |
| #define CAN_TECNT_TECNT_MASK (0xFFU) |
| #define CAN_TECNT_TECNT_SHIFT (0U) |
| #define CAN_TIMECFG_TIMEEN_GET | ( | x | ) | (((uint8_t)(x) & CAN_TIMECFG_TIMEEN_MASK) >> CAN_TIMECFG_TIMEEN_SHIFT) |
| #define CAN_TIMECFG_TIMEEN_MASK (0x1U) |
| #define CAN_TIMECFG_TIMEEN_SET | ( | x | ) | (((uint8_t)(x) << CAN_TIMECFG_TIMEEN_SHIFT) & CAN_TIMECFG_TIMEEN_MASK) |
| #define CAN_TIMECFG_TIMEEN_SHIFT (0U) |
| #define CAN_TIMECFG_TIMEPOS_GET | ( | x | ) | (((uint8_t)(x) & CAN_TIMECFG_TIMEPOS_MASK) >> CAN_TIMECFG_TIMEPOS_SHIFT) |
| #define CAN_TIMECFG_TIMEPOS_MASK (0x2U) |
| #define CAN_TIMECFG_TIMEPOS_SET | ( | x | ) | (((uint8_t)(x) << CAN_TIMECFG_TIMEPOS_SHIFT) & CAN_TIMECFG_TIMEPOS_MASK) |
| #define CAN_TIMECFG_TIMEPOS_SHIFT (1U) |
| #define CAN_TRIG_CFG_TEW_GET | ( | x | ) | (((uint16_t)(x) & CAN_TRIG_CFG_TEW_MASK) >> CAN_TRIG_CFG_TEW_SHIFT) |
| #define CAN_TRIG_CFG_TEW_MASK (0xF000U) |
| #define CAN_TRIG_CFG_TEW_SET | ( | x | ) | (((uint16_t)(x) << CAN_TRIG_CFG_TEW_SHIFT) & CAN_TRIG_CFG_TEW_MASK) |
| #define CAN_TRIG_CFG_TEW_SHIFT (12U) |
| #define CAN_TRIG_CFG_TTPTR_GET | ( | x | ) | (((uint16_t)(x) & CAN_TRIG_CFG_TTPTR_MASK) >> CAN_TRIG_CFG_TTPTR_SHIFT) |
| #define CAN_TRIG_CFG_TTPTR_MASK (0x3FU) |
| #define CAN_TRIG_CFG_TTPTR_SET | ( | x | ) | (((uint16_t)(x) << CAN_TRIG_CFG_TTPTR_SHIFT) & CAN_TRIG_CFG_TTPTR_MASK) |
| #define CAN_TRIG_CFG_TTPTR_SHIFT (0U) |
| #define CAN_TRIG_CFG_TTYPE_GET | ( | x | ) | (((uint16_t)(x) & CAN_TRIG_CFG_TTYPE_MASK) >> CAN_TRIG_CFG_TTYPE_SHIFT) |
| #define CAN_TRIG_CFG_TTYPE_MASK (0x700U) |
| #define CAN_TRIG_CFG_TTYPE_SET | ( | x | ) | (((uint16_t)(x) << CAN_TRIG_CFG_TTYPE_SHIFT) & CAN_TRIG_CFG_TTYPE_MASK) |
| #define CAN_TRIG_CFG_TTYPE_SHIFT (8U) |
| #define CAN_TT_TRIG_TT_TRIG_GET | ( | x | ) | (((uint16_t)(x) & CAN_TT_TRIG_TT_TRIG_MASK) >> CAN_TT_TRIG_TT_TRIG_SHIFT) |
| #define CAN_TT_TRIG_TT_TRIG_MASK (0xFFFFU) |
| #define CAN_TT_TRIG_TT_TRIG_SET | ( | x | ) | (((uint16_t)(x) << CAN_TT_TRIG_TT_TRIG_SHIFT) & CAN_TT_TRIG_TT_TRIG_MASK) |
| #define CAN_TT_TRIG_TT_TRIG_SHIFT (0U) |
| #define CAN_TT_WTRIG_TT_WTRIG_GET | ( | x | ) | (((uint16_t)(x) & CAN_TT_WTRIG_TT_WTRIG_MASK) >> CAN_TT_WTRIG_TT_WTRIG_SHIFT) |
| #define CAN_TT_WTRIG_TT_WTRIG_MASK (0xFFFFU) |
| #define CAN_TT_WTRIG_TT_WTRIG_SET | ( | x | ) | (((uint16_t)(x) << CAN_TT_WTRIG_TT_WTRIG_SHIFT) & CAN_TT_WTRIG_TT_WTRIG_MASK) |
| #define CAN_TT_WTRIG_TT_WTRIG_SHIFT (0U) |
| #define CAN_TTCFG_T_PRESC_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_T_PRESC_MASK) >> CAN_TTCFG_T_PRESC_SHIFT) |
| #define CAN_TTCFG_T_PRESC_MASK (0x6U) |
| #define CAN_TTCFG_T_PRESC_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_T_PRESC_SHIFT) & CAN_TTCFG_T_PRESC_MASK) |
| #define CAN_TTCFG_T_PRESC_SHIFT (1U) |
| #define CAN_TTCFG_TEIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_TEIF_MASK) >> CAN_TTCFG_TEIF_SHIFT) |
| #define CAN_TTCFG_TEIF_MASK (0x20U) |
| #define CAN_TTCFG_TEIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_TEIF_SHIFT) & CAN_TTCFG_TEIF_MASK) |
| #define CAN_TTCFG_TEIF_SHIFT (5U) |
| #define CAN_TTCFG_TTEN_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_TTEN_MASK) >> CAN_TTCFG_TTEN_SHIFT) |
| #define CAN_TTCFG_TTEN_MASK (0x1U) |
| #define CAN_TTCFG_TTEN_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_TTEN_SHIFT) & CAN_TTCFG_TTEN_MASK) |
| #define CAN_TTCFG_TTEN_SHIFT (0U) |
| #define CAN_TTCFG_TTIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_TTIE_MASK) >> CAN_TTCFG_TTIE_SHIFT) |
| #define CAN_TTCFG_TTIE_MASK (0x10U) |
| #define CAN_TTCFG_TTIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_TTIE_SHIFT) & CAN_TTCFG_TTIE_MASK) |
| #define CAN_TTCFG_TTIE_SHIFT (4U) |
| #define CAN_TTCFG_TTIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_TTIF_MASK) >> CAN_TTCFG_TTIF_SHIFT) |
| #define CAN_TTCFG_TTIF_MASK (0x8U) |
| #define CAN_TTCFG_TTIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_TTIF_SHIFT) & CAN_TTCFG_TTIF_MASK) |
| #define CAN_TTCFG_TTIF_SHIFT (3U) |
| #define CAN_TTCFG_WTIE_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_WTIE_MASK) >> CAN_TTCFG_WTIE_SHIFT) |
| #define CAN_TTCFG_WTIE_MASK (0x80U) |
| #define CAN_TTCFG_WTIE_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_WTIE_SHIFT) & CAN_TTCFG_WTIE_MASK) |
| #define CAN_TTCFG_WTIE_SHIFT (7U) |
| #define CAN_TTCFG_WTIF_GET | ( | x | ) | (((uint8_t)(x) & CAN_TTCFG_WTIF_MASK) >> CAN_TTCFG_WTIF_SHIFT) |
| #define CAN_TTCFG_WTIF_MASK (0x40U) |
| #define CAN_TTCFG_WTIF_SET | ( | x | ) | (((uint8_t)(x) << CAN_TTCFG_WTIF_SHIFT) & CAN_TTCFG_WTIF_MASK) |
| #define CAN_TTCFG_WTIF_SHIFT (6U) |
| #define CAN_TTS_TTS_WRD0_GET | ( | x | ) | (((uint32_t)(x) & CAN_TTS_TTS_WRD0_MASK) >> CAN_TTS_TTS_WRD0_SHIFT) |
| #define CAN_TTS_TTS_WRD0_MASK (0xFFFFFFFFUL) |
| #define CAN_TTS_TTS_WRD0_SHIFT (0U) |
| #define CAN_TTS_WRD0 (0UL) |
| #define CAN_TTS_WRD1 (1UL) |
| #define CAN_VER_VERSION_GET | ( | x | ) | (((uint16_t)(x) & CAN_VER_VERSION_MASK) >> CAN_VER_VERSION_SHIFT) |
| #define CAN_VER_VERSION_MASK (0xFFFFU) |
| #define CAN_VER_VERSION_SET | ( | x | ) | (((uint16_t)(x) << CAN_VER_VERSION_SHIFT) & CAN_VER_VERSION_MASK) |
| #define CAN_VER_VERSION_SHIFT (0U) |