HPM SDK
HPMicro Software Development Kit
enet_tx_desc_t Struct Reference

transmission descriptor struct More...

#include <hpm_enet_drv.h>

Data Fields

union {
   uint32_t   tdes0
 
   struct {
      uint32_t   db: 1
 
      uint32_t   uf: 1
 
      uint32_t   ed: 1
 
      uint32_t   cc: 4
 
      uint32_t   vf: 1
 
      uint32_t   ec: 1
 
      uint32_t   lc: 1
 
      uint32_t   nc: 1
 
      uint32_t   loc: 1
 
      uint32_t   ipe: 1
 
      uint32_t   ff: 1
 
      uint32_t   jt: 1
 
      uint32_t   es: 1
 
      uint32_t   ihe: 1
 
      uint32_t   ttss: 1
 
      uint32_t   vlic: 2
 
      uint32_t   tch: 1
 
      uint32_t   ter: 1
 
      uint32_t   cic: 2
 
      uint32_t   crcr: 1
 
      uint32_t   ttse: 1
 
      uint32_t   dp: 1
 
      uint32_t   dc: 1
 
      uint32_t   fs: 1
 
      uint32_t   ls: 1
 
      uint32_t   ic: 1
 
      uint32_t   own: 1
 
   }   tdes0_bm
 
}; 
 
union {
   uint32_t   tdes1
 
   struct {
      uint32_t   tbs1: 13
 
      uint32_t   reserved: 3
 
      uint32_t   tbs2: 13
 
      uint32_t   saic: 3
 
   }   tdes1_bm
 
}; 
 
union {
   uint32_t   tdes2
 
   struct {
      uint32_t   buffer1
 
   }   tdes2_bm
 
}; 
 
union {
   uint32_t   tdes3
 
   union {
      uint32_t   buffer2
 
      uint32_t   next_desc
 
   }   tdes3_bm
 
}; 
 
struct {
   uint32_t   reserved
 
tdes4_bm
 
struct {
   uint32_t   reserved
 
tdes5_bm
 
struct {
   uint32_t   ttsl
 
tdes6_bm
 
struct {
   uint32_t   ttsh
 
tdes7_bm
 

Detailed Description

transmission descriptor struct

Field Documentation

◆ 

union { ... }

◆ 

union { ... }

◆ 

union { ... }

◆ 

union { ... }

◆ buffer1

uint32_t enet_tx_desc_t::buffer1

Buffer 1 Address

◆ buffer2

uint32_t enet_tx_desc_t::buffer2

Buffer 2 Address

◆ cc

uint32_t enet_tx_desc_t::cc
  • Collision Count

◆ cic

uint32_t enet_tx_desc_t::cic
  • Checksum Insertion Control

◆ crcr

uint32_t enet_tx_desc_t::crcr
  • CRC Replacement Control

◆ db

uint32_t enet_tx_desc_t::db
  • Deferred Bit

◆ dc

uint32_t enet_tx_desc_t::dc
  • Disable CRC

◆ dp

uint32_t enet_tx_desc_t::dp
  • Disable Pad

◆ ec

uint32_t enet_tx_desc_t::ec
  • Excessive Collision

◆ ed

uint32_t enet_tx_desc_t::ed
  • Excessive Deferral

◆ es

uint32_t enet_tx_desc_t::es
  • Error Summary

◆ ff

uint32_t enet_tx_desc_t::ff
  • Frame Flushed

◆ fs

uint32_t enet_tx_desc_t::fs
  • First Segment

◆ ic

uint32_t enet_tx_desc_t::ic
  • Interrupt on Completion

◆ ihe

uint32_t enet_tx_desc_t::ihe
  • IP Header Error

◆ ipe

uint32_t enet_tx_desc_t::ipe
  • IP Payload Error

◆ jt

uint32_t enet_tx_desc_t::jt
  • Jabber Timeout

◆ lc

uint32_t enet_tx_desc_t::lc
  • Late Collision

◆ loc

uint32_t enet_tx_desc_t::loc
  • Loss of Carrier

◆ ls

uint32_t enet_tx_desc_t::ls
  • Last Segment

◆ nc

uint32_t enet_tx_desc_t::nc
  • No Carrier

◆ next_desc

uint32_t enet_tx_desc_t::next_desc

Next Descriptor Address

◆ own

uint32_t enet_tx_desc_t::own
  • Own Bit

◆ reserved

uint32_t enet_tx_desc_t::reserved

Reserved

◆ saic

uint32_t enet_tx_desc_t::saic

SA Insertion Control

◆ tbs1

uint32_t enet_tx_desc_t::tbs1

Transmit Buffer 1 Size

◆ tbs2

uint32_t enet_tx_desc_t::tbs2

Transmit Buffer 2 Size

◆ tch

uint32_t enet_tx_desc_t::tch
  • Second Address Chained

◆ tdes0

uint32_t enet_tx_desc_t::tdes0

◆ 

struct { ... } enet_tx_desc_t::tdes0_bm

◆ tdes1

uint32_t enet_tx_desc_t::tdes1

◆ 

struct { ... } enet_tx_desc_t::tdes1_bm

◆ tdes2

uint32_t enet_tx_desc_t::tdes2

◆ 

struct { ... } enet_tx_desc_t::tdes2_bm

◆ tdes3

uint32_t enet_tx_desc_t::tdes3

◆ 

union { ... } enet_tx_desc_t::tdes3_bm

◆ 

struct { ... } enet_tx_desc_t::tdes4_bm

◆ 

struct { ... } enet_tx_desc_t::tdes5_bm

◆ 

struct { ... } enet_tx_desc_t::tdes6_bm

◆ 

struct { ... } enet_tx_desc_t::tdes7_bm

◆ ter

uint32_t enet_tx_desc_t::ter
  • Transmit End of Ring

◆ ttse

uint32_t enet_tx_desc_t::ttse
  • Transmit Timestamp Enable

◆ ttsh

uint32_t enet_tx_desc_t::ttsh

Transmit Frame Timestamp High

◆ ttsl

uint32_t enet_tx_desc_t::ttsl

Transmit Frame Timestamp Low

◆ ttss

uint32_t enet_tx_desc_t::ttss
  • Transmit Timestamp Status

◆ uf

uint32_t enet_tx_desc_t::uf
  • Underflow Error

◆ vf

uint32_t enet_tx_desc_t::vf
  • VLAN Frame

◆ vlic

uint32_t enet_tx_desc_t::vlic
  • VLAN Insertion Control

The documentation for this struct was generated from the following file: